A low phase noise META-VCO based-on meta-structure was designed using 65 nm CMOS process. We used a meta-structure to get good phase noise characteristics. The measured phase noises are -67.8 dBc/Hz, -96.37 dBc/Hz, and -107.37 dBc/Hz at 100 kHz, 1 MHz, and 10 MHz offset respectively. The META-VCO operates 8.45~8.77 GHz according to V CTRL , and the output power is -19.12 dBm. The power consumption is 28 mW with 1.2-V supply voltage. The calculated FOM is -140.76 dBc/Hz.
I. INTRODUCTION
Meta-material is artificial structure having the property that does not exist in nature, it enables to realize radio wave characteristics which are impossible in practical like negative permittivity or negative permeability [1] .
LC resonator consisting of inductor has low Quality factor (Q-factor) at especially high frequency such as several of GHz or more due to parasitic capacitance and self-resonant frequency of inductor. And capacitor is usually used for MOS varactor but it has leakage current, because gate of MOSFET is very thin. However, metastructure has high Q-factor according to large coupling coefficient, because unit cell having narrow band-pass filtering, low radiation loss and sharp selectivity and unit cell are attached to several of μm [1, 2] . So using resonator consisting of meta-structure is useful to reduce phase noise of oscillator.
If meta-material is applied to analog circuit design, the properties not exist in the conventional circuits could be possible. VCO (Voltage-Controlled Oscillator) is an important analog circuit component for communication systems using clock signal [3] [4] [5] . If VCO is implemented using CMOS process, it has many advantage of low cost, low power consumption, and small area. So metastructure is implemented by CMOS process in order to VCO has these advantages.
In this paper, we apply periodic meta-structure to VCO to improve the phase noise characteristics, and the novel META-VCO (meta-structure VCO) using CMOS process is proposed.
The remainder of this paper is organized as follows. In Section ІІ, the proposed meta-structure design and VCO design are presented. The circuit implementation is described in Section ІІІ while post-simulation results and experimental results of the VCO are provided in Section ІV. Finally, the conclusion is given in Section V.
II. META-STRUCTURE AND VCO DESIGN

Meta-structure Design
The design process can be divided into two main. First, meta-structure was designed and verified using 3-D simulator. In design, thickness and width of pattern, distance between patterns, and so on are only available values implemented in CMOS process. Second, metastructure was implemented to chip using 65 nm CMOS process with CADENCE CAD tool. The chip was designed with the same pattern and same thickness of layer in the meta-structure of 3-D simulator.
Meta-structure was implemented by arranging SRR (Split Ring Resonator) to obtain negative permeability [1] . But we used SRR to realize LC-tank with high Qfactor. The proposed meta-structure is shown in Fig. 1 . At same frequency, the area of the proposed metastructure is 380 ×380 um 2 and conventional inductor and capacitor is 250 ×270 um 2 in 65 nm CMOS process.
(For this comparison, capacitance of the capacitor is the minimum value.)
The inductance is decided by the length of the pattern and the capacitance is decided by the gap between pattern and ground or pattern and pattern. Therefore, the desired frequency characteristic of the LC resonance could be obtained by adjusting the width and length of the pattern, the dielectric thickness, and the distance between the pattern and the pattern. Using these properties, we replaced LC resonator with the proposed meta-structure. We used 3D CAD tool to analyze the property of the meta-structure. Using the process parameters like the thickness of the layers, the relative permittivity, the relative permeability, conductivity, and so on, we could get the parameters of materials composing meta-structure. In Fig. 1(b) , the thickness of the passivation is 10.98 μm, the pattern is 1.2 μm, dielectric is 7.55 μm, ground is 1.1 μm and substrate is 775 μm.
The relative permittivity of each layer is different each other. For example, the Passivation layer is consisted of 3 layers and has relative permittivity of 3, 7, and 4.3 from above. The relative permittivity of pattern is 1, but the Ground layer and Dielectric layer have various relative permittivity because they are composed of other types of metal layers and via layers. The relative permittivity of the Substrate layer is 11.9 silicon dielectric constant. So we could design the desired meta-structure using these thickness and soon.
META-VCO Design
The schematic and the device size of the VCO applying the meta-structure is shown in Fig. 2 . The architecture based-on the proposed META-VCO was composed of LC resonator of the meta-structure, NMOS cross-coupled differential pair to generate negative resistance, and two varactors to control resonance frequency. The oscillation frequency goes down because of the capacitance of the varactor. MN3 and MN4 are output buffer, and VDDA and VDDB are separated to prevent the noise influence from the noise of the output buffer. R ISOL is very small resistor with the value of 4 Ω, and helps to reduce the noise of the power supply in measurement environment.
III. CIRCUIT IMPLEMENTATION AND SIMULATION RESULTS
A. Meta-structure Implementation
HFSS was used to 3-D simulator and the design environment of meta-structure and information of layers are shown in Fig. 3 .
In order to confirm resonant frequency of the Metastructure, the verification of multiple steps was used. At first, S-parameter characteristic is used and Fig. 4 (a) shows S 21 and S 11 of the meta-structure. From Fig. 4(a) , it was confirmed that the proposed meta-structure had 51 GHz oscillation frequency. The simulation results of the proposed meta-structure are applied to VCO simulation and Fig. 4(b) is the example of extracted S-parameters. Secondly, we modeled the meta-structure and the simplified modeling is shown in Fig. 5 . Inductance and capacitance value was calculated by Eqs. (1, 2) [6] , and ports were connected to OSCP and OSCM, and located at upper side.
In Eqs. (1, 2) , n is the number of turns, d avg is the arithmetic mean of the inner and outer diameters, d out is the outer diameter, d in is the inner diameter, and ρ is the fill factor. Furthermore, c 1 -c 4 are the coefficients for the current-sheet inductance and they are shown in Table 1 .
In calculation results, the inductance of two SRRs at upper was 263 pH, since the pattern was split in both side from the port. Two SRRs at lower area down was 526 pH and SRRs between upper side and lower area was coupled by the capacitance between patterns. 1 mm length of pattern was calculated to 1 nH, the inductance of the port was about 30 pH [6] . Capacitance was calculated by Eq. (3), and ε is dielectric permittivity of dielectric material, d is the distance between pattern and ground, and A is the area of pattern. In calculation results, the capacitance between patterns was about 2.17 fF and the capacitance between pattern and ground was about 30 fF. 
From the calculation results, the resonant frequency of the modeled meta-structure was about 54 GHz, and simulation result is shown in Fig. 6 . It was confirmed that 3-D simulation result and calculation result of the modeling has similar result. So the resonant frequency of the meta-structure was verified.
Meta-VCO Implementation
The proposed META-VCO was verified by CADENCE Spectre RF. The oscillation frequency of the META-VCO is confirmed by importing S-parameter of the meta-structure to resonant part. Because the parasitic capacitance of NMOS and output buffer was added, the oscillation frequency of the META-VCO was lower than self-resonant frequency of meta-structure. Because of the needs to add the varactor for frequency tuning, the oscillation frequency goes down. In the first case, the META-VCO without varactor confirmed the oscillation frequency of 22.05 GHz. In the second case of adding varactor, the oscillation frequency was 17.8 to 19.51 GHz and it is shown in Fig. 7 .
But the previous results does not considered the parasitic components from layout, so the third case was simulated using PEX (Parasitic Extraction) result. In simulation, the META-VCO was operated from 9.05 to 9.12 GHz and it is shown in Fig. 8 . From several simulation results, PEX result shows more practical value than when only meta-structure is used for simulation. Fig. 9 is a simulation result of phase noise of META-VCO. In simulation result, good phase noise characteristic was confirmed with -89.02 dBc/Hz and -117.9 dBc/Hz at 1 MHz and 10 MHz offset frequency respectively.
IV. EXPERIMENTAL RESULTS
The proposed META-VCO was implemented using 65 nm CMOS process and the area is 0.51×0.49 mm 2 as shown in Fig. 10 .
In the measurement, on-wafer probing was carried out using the probe station, N9010A spectrum analyzer, and dual power supply. The GSSG Infinity probe could measure the output of the META-VCO, while GSSG means ground-signal-signal-ground. VDDA and VDDB are 1.2-V and it was confirmed that the output frequency was varying according to V CTRL . Fig. 11 shows the output frequency and the output power when V CTRL were 0-V and 1.2-V. We compensated the losses of the cable and probe in the measurement environment, and the compensated output powers were -19.12 dBm and -22.12 dBm at 8.45 GHz and 8.77 GHz respectively. Fig. 12 shows the measured frequency tuning range and the META-VCO operated from 8.45 to 8.77 GHz. The maximum K VCO according to V CTRL was 0.27 GHz/V.
The reason that META-VCO has narrow tuning range is capacitance of LC resonator of meta-structure is not change. We added a couple of varactor which can change the operating range by V CTRL to solve this problem. If varactor with a big value is used to wide tuning range, the another problem that oscillation frequency is lower is occur. So varactor with a small value was used and META-VCO had smaller operating range than previous works [8, 9] . But META-VCO had advantage of good phase noise characteristic.
The measured phase noises were low and -67.8 dBc/Hz, -96.37 dBc/Hz, and -107.37 dBc/Hz at 100 kHz, 1 MHz, and 10 MHz respectively as shown in Fig. 13 . The power consumption of the META-VCO was 28 mW. 
L{Δf} is the phase noise, Δf is the offset frequency, f 0 is the oscillation frequency, and P DC is the power consumption of the VCO. Smaller FOM means the better performance of the VCO and the FOM of the designed META-VCO is about -140.76 dBc/Hz and very low. Table 1 summarizes the performance comparison between the proposed work and recently reported works, and we confirmed the good phase noise performance. So, the proposed META-VCO using meta-structure has an advantage in phase noise performance.
The proposed VCO shows superior phase noise performance compared with existing VCO's for low phase noise application at similar operating frequency [8] [9] [10] . Table 2 summarizes the performance comparison between the proposed work and recently reported works. The proposed META-VCO was confirmed that better phase noise characteristics than the conventional waveguide type as well as LC type. The reason that FOM is poor is because FOM was calculated by power consumption including buffer.
V. CONCLUSIONS
The low phase noise VCO using 65nm CMOS process with meta-structure was designed in this work. In this research, the proposed META-VCO was found to be feasible for applications in millimeter wave data transfer systems and so on. The meta-structure was analyzed by HFSS and the META-VCO was simulated by CADENCE Spectre RF.
We verified the META-VCO with five flows, and the final simulation results showed the META-VCO operated at 9.05~9.12 GHz. In measurement results, the META-VCO operated 8.45~8.77 GHz according to V CTRL. The difference between simulation and measurement result was less than 5.4%. The output power of the META-VCO was -19.12 dBm with the compensated measurement values. The phase noises were -67.8 dBc/Hz, -96.37 dBc/Hz, and -107.37 dBc/Hz at 100 kHz, 1 MHz, and 10 MHz offset frequency respectively. The power consumption was 28 mW with 1.2-V supply voltage.
In this work, we showed the feasibility that metastructure could be applied to CMOS process by the chip implementation and method. VCO is the one of the most important block of the frequency synthesizer [3-5, 8, 9] , so the proposed META-VCO could be applied to digital system core clock generator and communication system which needs several GHz frequencies. CAD tool and MPW were supported by IDEC in this work. 
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